IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants:

H. MIURA et al.

Serial No.:

Rule 1.53(b) Continuation of U.S. Patent Application

Serial No. 09/893,980 filed June 29, 2001

Filed:

July 25, 2003

For:

SEMICONDUCTOR MEMORY DEVICE

Art Group of Parent:

2818

Examiner of Parent:

Long K. Tran

INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97 AND §1.98

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450 July 25, 2003

Sir:

This Information Disclosure Statement is being filed in accordance with 37 C.F.R. §1.97 along with a Form PTO-1449. This Information Disclosure Statement is being filed simultaneously with the filing of this application.

This application claims priority under 35 U.S.C. §120 from parent Application Nos. 09/893,980, filed June 29, 2001, 08/838,259, filed April 17, 1997, and 08/270,472, filed July 5, 1994. Thus, in accordance with 37 C.F.R. §1.98(d), copies of the references cited or submitted in the parent applications do not need to be filed by the applicant.

It is respectfully requested that this Information Disclosure Statement be considered by the Examiner.

Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to the deposit account of Antonelli, Terry, Stout & Kraus, Deposit Account No. 01-2135 (500.33045CC3) and please credit any excess fees to such Deposit Account.

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP

By

David C. Oren Reg. No. 38,694

DCO/nbf (703) 312-6600

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Panemork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMR control number

Substitute for form 1449A/PTO			Complete if Known		
				Application Number	
	INFORMATION DISCL	.osi	JRE	Filing Date	July 25, 2003
	STATEMENT BY APP	LIC	ANT	First Named Inventor	MIURA et al.
				Art Unit	Unassigned
	use as many sheets as neo	essa	γ)(γ	Examiner Name	Unassigned
Sheet	1	of	1	Attorney Docket Number	500.33045CC3

U.S. PATENT DOCUMENTS							
Examiner Initials'	Cite No.1	Document Number		Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		
		Number-Kind Code ² (if known)	Publication Date MM-DD-YYYY				
		US-4,839,306	06/1989	Wakamatsu			
		US-4,842,675	06/1989	Chapman et al.			
		US-4,860,070	08/1989	Arimoto et al.			
		US-4,890,147	12/1989	Teng et al.			
		US-5,079,181	01/1992	Shimizu et al.			
		US-5,258,332	11/1993	Horioka et al.			
		US-5,293,512	03/1994	Nishigoori et al.			
		US-5,298,782	05/1994	Sundaresan			
		US-5,329,138	07/1994	Mitani et al.			
		US-5,332,683	07/1994	Miyashita et al.			
		US-5,386,131	01/1995	Sato			
		US-5,428,239	06/1995	Okumura et al.			
		US-5,461,248	10/1995	Jun			

		FOREI	GN PATENT D	OCUMENTS		
Examiner Initials'	Cite No. ¹	Foreign Patent Document Country Code ³ -Number ⁴ -Kind Code ⁵ (if known)	Publication Date MM-DD-YYYY	Country	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	Т ⁶
		JP 3-96249	04/1991	Japan (Abstract only)		
		JP 3-236283	10/1991	Japan		1
		JP 4-127433	04/1992	Japan (Abstract only)		
				·		
			OTHER DOCUM	MENTS		
Miura et al.,	"Residu	al Stress Measurement in Silicon Substrates a	fter Thermal Oxidat	ion", JSME Int'l Journal, Series A, V	ol. 36, No. 3, 1993, pages 302-3	308
Wolf, "Fully	Recesse	ed Oxide Locos Processes", Silicon Processin	g for the VLSI Era, \	ol. II, page 28, 2.3		
		oment of a Stress Simulation Program For Sei Comp. Eng. Sci. 1991, pages 880-883	miconductor Devices	Considering Their Fabricating Proc	cess", Computational Mechanics	s '91
Saito et al.,	"A Two-l	Dimensional Thermal Oxidation Simulator Usi	ng Visco-Elastic Stre	ess Analysis", IEDM, 1989, pages 69	95-698	
Magdo et al 1978, page		ed Recess Oxide Schme For Disclocation-Free 6	e Planar Si Structure	es", SOLID-STATE SCIENCE AND	TECHNOLOGY, Vol. 125, No. 6	i,
		Beak Free Local Oxidation Technology Feasi pages 536-540	ble for VLSI Circuits	Fabrication", IEEE TRANSACTION	S ON ELECTRON DEVICES, V	/o.
Examiner Signature	T		· · · · · · · · · · · · · · · · · · ·	Date Considered		

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard St.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. ⁴Applicant is to place a check mark here if English language Translation is attached.